Fabricate. Integrate. Ship Qubits

iQnite is Taiwan’s superconducting chip foundry — offering custom chip fabrication, process access via our open PDK, and co-development services to quantum teams worldwide

From Design File to Fabricated Qubit

Submit your GDS, choose a verified chip family, or co-develop a custom superconducting process with our engineering team.

Built for Quantum Hardware Teams

We support research labs, startups, and engineering teams with reliable Nb/Al fabrication, review workflows, and tape-out support.

99.5 %

Gate Fidelity
From GDS File to Tested Chip

We provide end-to-end superconducting chip fabrication in Taiwan — leveraging our Nb/Al Josephson junction process for universities, quantum startups, and national labs. Bring us your GDS — or co-develop with our engineers.

We provide end-to-end superconducting chip fabrication in Taiwan — leveraging our Nb/Al Josephson junction process for universities, quantum startups, and national labs. Bring us your GDS — or co-develop with our engineers.

150 μs

T₁ Coherence

99.5 %

Gate Fidelity

15 mK

Operating Temp

3

Chip Families

PDK

Open Access
Process Design Kit

Your GDS. Our Fab.

Our open PDK gives you verified process layers, SPICE models calibrated at 15 mK, and DRC/LVS rulesets. Once your GDS is ready, submit directly to our fab queue.

Superconducting Chip Foundry Open PDK Access GDS Review & Tape-Out Nb/Al Fabrication Josephson Junction Patterning
Superconducting Chip Foundry Open PDK Access GDS Review & Tape-Out Nb/Al Fabrication Josephson Junction Patterning
Three Fabrication Platforms, Ready for Tape-Out

Three Chip Families, Ready to Fabricate

Each family is specified in the PDK and tape-out verified — ready to order as-is or use as a starting point for custom chip development.

SC Layer & Dielectrics Patterning

Wafer-scale superconducting base layers and integrated dielectric films for quantum devices and microwave circuits.

Josephson Junction Fabrication

Precision Al/AlOx/Al junctions for reliable qubit prototyping, with tunable resistance, sub-micron feature control, and demonstrated transmon and fluxonium performance.

2.5D and 3D Fabrication

Airbridge routing and indium microbump flip-chip bonding for compact layouts, vertical integration, and scalable superconducting quantum devices.

6  Weeks

Standard fabrication turnaround
ottavio_mel_Isolated_realistic_3d_orange_microchip_on_solid_bla_901a88c2-b89c-47b9-8e37-3f52fa83fd7c_result
Trusted & Reliable

Standard Fabrication Flow

1. GDS Submission

Submit DRC-clean GDS files using supported PDK v2.x.

2. GDS Review

Engineering review is typically completed within 2–3 business days.

3. Precision Nb/Al Stack

Base wiring layer deposition optimized for superconducting devices.

4. Junction Patterning

Shadow evaporation process for precise junction definition.

5. Test & Package

Die delivery with a complete fabrication data report.

6. Predictable Turnaround

Standard fabrication cycle completed in approximately 6 weeks.

From Design File to Fabricated Chip

A Streamlined Path to Superconducting Fabrication

Access our PDK, submit your layout, and move through engineering review, fabrication, and tested die delivery with confidence.

Testing & Delivery

Room-temperature electrical characterisation, wafer-level data, packaged die delivery.

Fabrication

Nb/Al multi-layer process, DRIE etching, shadow evaporation — 6-week standard run.

GDS Review

Our engineers verify your GDS/OASIS against our process rules before tape-out.

PDK Access

Access our open PDK in your EDA tool or web-based layout editor. DRC/LVS rule checks included.

Superconducting Chip Foundry Open PDK Access GDS Review & Tape-Out Nb/Al Fabrication Josephson Junction Patterning
Superconducting Chip Foundry Open PDK Access GDS Review & Tape-Out Nb/Al Fabrication Josephson Junction Patterning
Everything You Need to Know

Frequently Asked Questions

What files do I need to submit for fabrication?
We accept DRC-clean GDS or OASIS layouts prepared with our supported PDK and process rules.
How long does GDS review take?
Engineering review is typically completed within 2–3 business days before tape-out.
What fabrication processes are supported?
Our standard flow includes Nb/Al multilayer processing, DRIE etching, and shadow evaporation for superconducting device structures.
What is included with delivery?
You receive packaged dies along with wafer-level data, electrical characterization, and a complete process report.
How long is the standard fabrication turnaround?
The standard foundry run is completed in approximately 6 weeks, with custom runs available for specialized requirements.

Need Our Services?

Call: +1234567

Work Hours

Mon to Sat 08:00 - 17:00

Email Us

support@iqnite.com
About Us

iQnite provides open-PDK superconducting chip fabrication, helping research teams move from GDS submission to tested, packaged devices through a clear and reliable foundry workflow.